Verilog HDL Quick Reference Card

http://www.cadfamily.com/downinfo/303729.html
2.DECLARATIONS
parameter {PARID = constexpr,};
wire | wand | wor [range] {WIRID,};
reg [range] {REGID [range],};
integer {INTID [range],};
time {TIMID [range],};
real {REALID,};
realtime {REALTIMID,};
event {EVTID,};
task TASKID;
[{input | output | inout [range] {ARGID,};}]
[{declaration}]

All lessons,documents and videos are provided for learn and study only,not allowed be used for commercial purpose.
If there is any violation of your rights on our website, please inform us and we will delete it at once.